

# LF14M

## Schematics Document

Eletro-X

Eletro-X

M40


緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei-Hsien 221, Taiwan, R.O.C.

Title		Cover Page	
Size A3	Document Number	LF14M	
Date: Wednesday, February 26, 2014		Sheet 1	of 1



# LF14M Board Block Diagram

Project code : 4PD00X010001  
PCB P/N : 13281  
Revision : SC



## M40 Small BD & PCB P/N:

IO BD (13812-SA)	63
Sensor BD (13813-SA)	63
Fingerprint BD (Buy)	63

## Mybo14 Small BD & PCB P/N:

IO BD (13812-SA)	63
Sensor BD (13813-SA)	63

## M50 Small BD & PCB P/N:

IO BD (13817-SA)	63
Sensor BD (13813-SA)	63
Volume Key BD (13819-SA)	63
ODD BD (13820-SA)	63
DOCKING BD (13818-SA)	63
Fingerprint BD (Buy)	63


## Mybo15 Small BD & PCB P/N:

IO BD (13814-SA)	63
Sensor BD (13813-SA)	63
Volume Key BD (13816-SA)	63
ODD BD (13820-SA)	63
Power BTN BD (13815-SA)	63



CHARGER BQ24715	44
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC TP551275	45
INPUTS	OUTPUTS
DCBATOUT	5V_Charger
	3D3V_S5
CPU DC/DC TP551624	46-47
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC SYS8208A	48
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC RT8207	49
INPUTS	OUTPUTS
DCBATOUT	1D35V_S3
SYSTEM DC/DC TLV70215	51
INPUTS	OUTPUTS
DCBATOUT	1D5V_S0
RT8812A	82
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
Switches	83
INPUTS	OUTPUTS
3D3V_S0	3D3V_VGA_S0
1D35V_S0	1D35V_VGA_S0
1D05V_VTT	1D05V_VGA_S0
PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom




## PCH SMBus Block Diagram




## KBC SMBus Block Diagram




# Thermal Block Diagram



# Audio Block Diagram







M40

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, HsinTaiWu Rd., Hsichih,  
Taipei-Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**



Size: A3 Document Number: **LF14M**

Date: Wednesday, February 26, 2014


Sheet 100 of 100




(AC mode)



## SHARK BAY POWER UP SEQUENCE DIAGRAM




SSID = CPU 5 4 3 2 1







eDP Enable	1:Disable
CFG4	Enable




Signal Name	Description	Direction/Buffer Type
CFG[19:0]	<b>Configuration Signals:</b> The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none"><li>CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes.</li><li>PCI Express* Static x16 Lane Numbering Reversal.</li><li>—</li><li>—</li><li>• CFG[4]: eDP enable<ul style="list-style-type: none"><li>1 = Disabled</li><li>0 = Enabled</li></ul></li><li>[19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands.</li></ul>	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	—
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	
continued...		

#### 7.4 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD\_TP – these signals should be routed to a test point
- RSVD\_NCTF – these signals are non-critical to function and may be left unconnected



M40


緯創資通 Wistron Corporation  
21F, 88, Sec.1, HsinTaiWu Rd., Hsichih, Taipei-Hsien221, Taiwan, R.O.C.

Title			CPU (CFG)	
Size	Custom	Document Number	LF14M	Rev -1
Date: Wednesday, February 26, 2014		Sheet 6 of 102		





**SSID = CPU**




M40

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>CPU (VCC_CORE)</b>
-------	-----------------------

Size A3	Document Number <b>LF14M</b>
------------	---------------------------------


Date: Wednesday, February 26, 2014 Sheet 7 of 7




Eleto-X

# Eletro-X

SSID = CPU



SSID = CPU



M40


緯創資通 Wistron Corporation  
21F, 88, Sec. 1, HsinTaiWu Rd., Hsichih,  
Taipei-Hsien 221, Taiwan, R.O.C.

Title		CPU (VSS)
Size	Document Number	LF14M
A3		
Date:	Wednesday, February 26, 2014	Sheet 9 of 1

Eleto-X

Eleto-X

# Eletro-X



Close RAM1 CA & DQ pin

 $H = 4\text{mm}$ 



62.10024.S61

1ST = 62.10024.S61

2ND = 62.10024.M51

**Note:**  
If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30  
  
If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA2  
SO-DIMMA TS Address is 0x32


## Thermal EVENT



Q1201 Q1202限限限84.05067.031  
因因因因V+th因1V



Layout Note:  
Place these Caps near  
SO-DIMM.

### SODIMM A DECOUPLING



Place these caps  
close to VTT1 and  
VTT2.

For Intel Recommend Close to DIMM











SSID = PCH

2014/2/6

USB\_PP1/PN1改改改USB2.0 Port 0

USB\_PP0/PN0改改改USB2.0 Port 1

NET維維維維

## USB2.0 Table

Pair	Device
0	USB3.0 Port 1 (with Debug Function)
1	Fingerprint / USB3.0 Card Reader(DY)
2	USB2.0 Port 2
3	Camera
4	USB2.0 Port 3
5	WLAN(Bluetooth)
6	USB3.0 to DOCKING
7	Panel Touch

## USB 3.0 Table

Pair	Device
1	Combined with USB2.0 port1
2	Reserved
3	USB3.0 to DOCKING
4	USB 3.0 Card Reader

GPU PEG BUS

WLAN

LAN

DOCKING

Card Reader  
(PCIE/USB3.0)


+V1.05S\_AUSB3PLL

CPU1K HSW\_ULT\_D0R3L 11 OF 19



HASWELL-6-GP-U

71.HASWE.G0U

CPU BOM CTRL



USB3.0 SKT



## USB OverCurrent (OC#)

Pair	Device
OC#0	USB3.0 port1
OC#1	USB2.0 port2
OC#2	USB2.0 port3
OC#3	Reserved

M40



緯創資通 Wistron Corporation  
21F, 88, Sec.1, HsinTaiWu Rd., Hsichih,  
Taipei-Hsien 221, Taiwan, R.O.C.

Title	CPU (PCI/USB)
Size	A3
Date	Wednesday, February 26, 2014
Sheet	16
Page	1

Eletr-X


Eletr-X







SSID = PCH



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron

緯創資通 Wistron Corporation  
2/F, No. 221, Hsin-Taipei Rd., Hsin-Taipei, Taiwan, R.O.C.


CPU (RTC/LPC/SATA/HDA)  
Document Number  
LF14M  
Rev -1

Date: Wednesday, February 26, 2014 Page: 19 of 102






**SSID = PCH**






1. Required only on external SUS.
2. Placeholder only. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, Y20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to [Section 41.3, "Loop Inductance Reduction Decoupling" on page 532](#).





**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taippei Hsien 221, Taiwan, R.O.C.

Title		<b>CPU (POWER1)</b>	
Size A3	Document Number	<b>LF14M</b>	
Date: Wednesday, February 26, 2014		Sheet 21	of 10





SSID = PCH



M40

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VSS)  
Size Custom Document Number LF14M  
Date: Wednesday, February 26, 2014 Sheet 23 of 1





D

C

B

A

D

C

B

A

Model\_ID\_BOM Ctrl (2013/9/16 update)


MODEL ID	PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
LF14M, Intst (Boardw)	100.0K	10.0K	44.10025.40L	3.0V
LF15M, Intst (Boardw)	100.0K	20.0K	44.20025.40L	2.5V
LF15V, Intst (Boardw)	100.0K	33.0K	44.30025.40L	2.40V
LS10M, Intst (Boardw)	100.0K	47.0K	44.40025.40L	2.24V
LS10S, Intst (Boardw)	100.0K	44.0K	44.40025.40L	2.4V
LF14M, Intst (Boardw)	100.0K	100K	44.10035.40L	1.8V
LS10M, Intst (Boardw)	100.0K	143K	44.14335.40L	1.35V
LS10S, Intst (Boardw)	100.0K	174K	44.17435.40L	1.204V
Reserved	100.0K	215K	44.21535.40L	1.048V

PCB VERSION (2013/10/17 update)

PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.5V
SC	100.0K	33.0K	2.40V
SD	100.0K	47.0K	2.24V
Reserved	100.0K	44.0K	2.4V
Reserved	100.0K	100.0K	1.8V
Reserved	100.0K	143.0K	1.35V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V

AC Adapter	ADT TYPE	System Power Limit
130W	1.650V < ID <= 1.200V	90W
90W	1.170V < ID <= 1.130V	90W
65W	0.690V < ID <= 1.154V	65W
45W	0.234V < ID <= 0.663V	45W

Prevent BIOS data loss solution



**SPI ROM Equal length need to less than 500mil**

[illegible]

**System Sensor**

3D3V\_AUX\_S5 3D3V\_AUX\_KBC

TV 69.60013.201

R2610 NTC-100K-11-GR-U

R2622 16K02F-GP

C2615 SC101U16V2KX-L-GP

C2618 SC100P50V2JN-3GP

TV

VD\_RN1\_C

R2612.2

GND402-PAD

3D3V\_AUX\_S5 3D3V\_AUX\_KBC

TV 69.60013.201

R2619 NTC-100K-11-GR-U

R2623 16K02F-GP

C2617 SC101U16V2KX-L-GP

C2618 SC100P50V2JN-3GP


TV

VD\_RN2\_C

R2620.2

GND402-PAD

## PTC Function M40/M50 (All Series Reserved)



**\*Layout\* 15 mil**

**Front View Components:**

- NCT7718
- RN2801 SRN2K2-5-GP
- C2802 2K7002-DW-GP
- R2803 0R23-L-GP
- R2804 0R23-L-GP
- 84.2N702 A3F
- 2nd=75.00601.07C
- 3D3V\_S0
- NCT\_CLK
- NCT\_DATA
- 18
- 8.00B9

**Back View Components:**

- R2805 18KR22F-GP
- R2814 10KR23-L-GP
- R2813 10KR23-L-GP
- 83.R5003.H8H
- 24 FAN\_TACH1
- 24 FAN1\_PWM
- 5V\_FAN\_S0
- FAN\_TACH1\_C
- FANCN1
- NCES+CONA-17-4
- 20.F1621.0
- 1ST = 020.F
- 2ND = 20.F

T\_CRIT temperature strapping point








T8=85 degree

RT2605	5V_Pwr_DC/DC_High_side_FET (PU4507)
RT2605	3V_PWR_DC/DC_High_side_FET (PU4504)
RT2609	BT+ High side FET (PU4403)
RT2607	1005V_PWR_DC/DC_High_side_FET (PU4802)
RT2603	1D35V_S3_DC/DC_High_side_FET (PU4902)
RT2610	
RT2609	SWP_PWR_GATE_Driver1 (PU4978)
RT2601	VCC_CORE_Driver-2 (PU4701)
RT2608	VGA_CORE_DC/DC_MOSFET (PU8202)


**緯創資通** **Wistron Corporation**  
21F., 68, Sec. 1, Hsien Tai W u Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>Thermal 7718/Fan Controller P2793</b>	
Size	Document Number		Rev






# WOOFER AMP. U40/U50



1.2V vrms single-end input



IN SC Need Change R2824 property to WO


IN SC Need Change R2825 property to stuff

C/R/ dividing resistor should be placed nearby amp side.



<Came Design>

緯創資通 Wistron Corporation  
2/F, 6th, Sec. 1, Hsin-Tai Wu Rd., Taipei 104, Taiwan, R.O.C.

Audio Codec ALC233  
LF14M  
Date: Wednesday, February 25, 2014









For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS  
 \*Place C3038 to C3041 close to each VDD10 pin-- 3, 8, 22, 30

For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS  
 \*Place C20 and C21 close to each VDD10 pin-- 22 (Reserved)



25MHz XTAL



71.08111.W03  
 10/100 = 71.08106.003  
 GIGA = 71.08111.W03  
 LAN BOM CTRL

<Core Design>





緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei-Hsien 221, Taiwan, R.O.C.

Title LAN RTL8111GUL RTL8106EUS

Size A3 Document Number LF14M

Date: Wednesday, February 26, 2014 Sheet 30 of 30

# Eletro-X






# Non USB Charger (U40/U50)


2013/8/30 update  
Reserved for option

## USB3.0 Port1





2014/2/6


USB PP1/PN1改改USB2.0 Port 0  
NET維維維維



## MB USB3.0 SKT




## ESD circuit



«Come Design»

緯創資通 Wistron Corporation  
2/F, 88, Sec. 1, Hsin-Tai W u Road, Taipei 105, Taiwan, R.O.C.

USB 2.0 / 3.0 Port  
LF14M  
Date: Wednesday, February 26, 2014



2013/9/10 Change Power Source to 5V\_S5  
2013/9/18 Change Charger IC to STCC5021


Should use discharge part.

## USB Charger (M40/M50)

# ST:074.05021.0073  
TI:74.02546.073 (Reserved)

ILIM Charge Current limit:  
Imax(mA) = 48000/ Rilim (k ohm)

UC\_ST:64.22025.6DL\_TI:64.22125.6DL



#Need check KBC GPIO Port is PSL\_IN

請請請UC\_ST和UC\_TI同同同同，以以5v電電  
灌灌KBC造造造造

SB:CTL Pin改造3D3V\_S5 Source

## STCC5021 Truth Table

Table 5. Truth table control pins CTLx

Host state	CTL1	CTL2	CTL3	Mode description
S0, S1	1	1	1	CDP BC1.2 with charging detection.
S3	0	1	1	CDP with remote wakeup for low-speed USB devices / DCP auto-mode for full-speed or high-speed USB devices or after a USB device detached
S4, S5	0	0	1	DCP auto-detect mode without remote wakeup, with charging detection

Table 6. Attach detector truth table

ATTACH_EN	EN	Attach detector
0	X	OFF
1	1	OFF
Eleto-X	0	ON

M40

緯創資通 Wistron Corporation  
21F, 88, Sec.1, HsinTaiWu Rd., Hsichih,  
Taipei-Hsien 221, Taiwan, R.O.C.


USB 3.0  
Document Number  
LF14M  
Date: Wednesday, February 26, 2014  
Sheet 35 of 35

Eleto-X



## Power Sequence



## Run Power





## Discharge circuit



Electro-X

Electro-X




For Intel Recommend Close to DIMM

M40

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>ADAPTER OCP / S3 reduction</b>			
Size	Document Number		Rev
Custom	<b>LF14M</b>		<b>-1</b>
Date:	Wednesday, February 26, 2014	Sheet 37 of	102


Eleto-X

**Eleto-X**





C3801 Change to DS3 2013/10/3



M40

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size  
A4

Document Number

LF14M

Date: Wednesday, February 26, 2014

Sheet 38 of 38




Eleetro-X

Eleetro-X

# DC Jack

# Adaptor in to generate DCBATOUT



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei-Hsien 221, Taiwan, R.O.C.

Title: **DCIN JACK**

Size: A3  
Document Number: **LF14M**


Date: Wednesday, February 26, 2014

Sheet 42

Eleetro-X


**Eleetro-X**

# BATTERY CONNECTOR



2013/10/4  
Pin Define

Pin#	Comments	Color
1	GND-	BLACK
2	GND-	BLACK
3	ID	WHITE
4	SMD	GREEN
5	SMC	BLUE
6	BATT+	RED
7	BATT+	RED



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, HsinTaiWu Rd., Hsichih,  
Taippei-Hsien221, Taiwan, R.O.C.

File: BATT CONN

Size: A3 Document Number: LF14M

Date: Wednesday, February 26, 2014

Sheet: 43 of 43

Electro-X


Electro-X







**SSID = CPU.Regulator**



MAC


緯創資通

**Wistron Corporation**  
21F., 88, Sec. 1, HsinTaiWu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

TPS51624\_CPUCORE(1/2)


Size C	Document Number <b>LF14M</b>	Rev <b>-1</b>
Date: Wednesday, February 26, 2014	Sheet 46 of	102

Date: Wednesday, February 25, 2014 Sheet 46 of 102





## ***SY8208D for 1D05V***



M40

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsien Tai Wu Rd., Hsiichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Time **DC to DC\_1D05V(SY8208)**

Size A3	Document Number <b>LF14M</b>
------------	---------------------------------

Date: Wednesday, February 26, 2014

Sheet 48


Q1

Eleto-X



# Eletro-X



```
SSID = PWR.Plane.Regulator 1p2v0p6v
```




## RT8207L for VDDQ



**+0.675VS**  
**I<sub>omax</sub>: 1A**

Follow Wistron SB ULT CRB

# TLV70215 for 1D5V\_S0



M40

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, HsinTaiWu Rd., Hsichih,  
Taipei-Hsien 221, Taiwan, R.O.C.


Title		1D5V_S0 TLV70215	
Size	Document Number	LF14M	
A3			
Date: Wednesday, February 26, 2014		Sheet 51	of 51

Eletro-X




Eletro-X

**SSID = VIDEO** LCD POWER (Do Not use SW 74.09724.09F)

*Layout 40 mil*






eDP\_HPD:LM440T & LE443 invert to eDP\_HPD#




USB\_PP7\_eDP 1 R5292 2  
 USB\_PN7\_eDP 1 R5241 2 OR402-PAD  
 OR402-PAD  
 USB\_PP7\_CON R5291 1 D.Y. OR21-2-GP  
 USB\_PN7\_CON R5240 1 D.Y. OR21-2-GP

USB\_PP7 16  
 USB\_PN7 16



緯創資通 Wistron Corporation

Title		<b>LCD Connector</b>
Size	Document Number	
A2	<b>LF14M</b>	




# Eletro-X


SSID = VIDEO

## HDMI Passive Level Shifter

Close to HDMI Connector









## HDMI DDC Passive Level Shifter



## HDMI CONNECTOR

Need Check SPEC




Eleto-X

Eleto-X



SSID = SATA

# SATA HDD Connector



## ODD Connector

SATA RX- and SATA\_RX+ Trace  
Length match within 20 mil

Mars:  
Exchange ODD and ESATA differential pair each other.





Need Check 2spindle series & Components

SATA Zero Power ODD


Current limit  
Active High  
typ => 2A

Follow Intel Zero Power ODD SPEC

ODD (M50/U50)



原 TC5602, TC5603, FC5604 移移改移移



Eleto-X


Eleto-X


«Come Design»

**緯創資通** **Wistron Corporation**  
21F., 88, Sec.1, Hsien Tai Wu Rd., Hsichü,  
Taipei 100, Taiwan, R.O.C.

NGFF WLAN

Size A2	Document Number <b>LF14M</b>
Date: Wednesday, February 26, 2014	Sheet: 58 of 61







Check Date:2013/9/15  
14" (Ref. Chicony G40 BL KB CCY 2D 0905 X7)

Pin #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2	25	26
As-sign	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

CAP LED:all series




Keyboard Backlight CN  
Check Date:2013/9/15  
Ref. Chicony G40 BL KB CCY 2D 0905 X7





Check Date:2013/9/15  
15" (Ref. Chicony G50 NBL KB CCY 2D 0904 X8)



Pin #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24



SSID = Touch.Pad


Check Date:2013/9/18  
Ref. SPEC:KGDFF0106A11B0 31A  
SA469D-22H1\_v1.0  
VCC=3.3V







# Debug Connector



20.D0183.110

DB Change to 20.F0714.010

M40

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Debug connector


Size  
A4

Document Number

LF14M

Date: Wednesday, February 26, 2014

Sheet 65 of




## Need Stuff

```
SDO="H"; address="3Ah"  
*SDO="L"; address="38h"  
  
*CS="H"; mode="I2C"  
CS="L"; mode="SPI"
```

## SC Digital\_G-sensor

The Slave Address (SAD) associated to the LIS3DH is 001100xb. SDO/SAO pad can be used to modify less significant bit of the device address. If SDO pad is connected to voltage supply, LSB is '1' (address 0011001b) else if SDO pad is connected to ground, LSB value is '0' (address 0011000b). This solution permits to connect and address two different accelerometers to the same I2C lines.




2014/2/6  
I2C\_GSENSE\_INT在  
P24有PH 3D5V\_S0造造造電


GPU	M40	M50
N15V-GM (GF117)	STUFF	Reserved
N15S-GT (GK208)	Reserved	STUFF

Table 3. PEX\_IOVDD/Q Decoupling


Capacitor Type		Typical N14x Population	N15V-GM Population	N15S-GV Population	N15S-GM/GT Population	Location
100uF	X6S	0402	4	4	1	Under GPU
4.7uF	X6S	0603	2	2	1	Under GPU
10uF	X5R	0805	4	4	1	Near GPU
22uF	X5R	0805	4	4	1	Near GPU

	C7302	C7303	C7304	C7305	C7306	C7307	C7308	C7312	C7313	C7314	C7318	C7319	C7315	C7316
N14x	ASM	ASM	ASM	ASM	ASM	ASM	ASM	ASM	ASM	ASM	ASM	ASM	ASM	ASM
N15S-GM/GT	ASM	DY	ASM	ASM	DY	ASM	DY	DY	DY	DY	DY	DY	DY	DY







GPU BOMCTRL




GPU BOMCTRL




GPU BOMCTRL



GPU BOM CTRL



GPU BOMCTRL





check "EC\_FB\_CLAMP" is original name

78.79,80.81 FBA\_D[03..0]

<< >>

FBA_D0	E18	FBA_D0
FBA_D1	F18	FBA_D1
FBA_D2	E16	FBA_D2
FBA_D3	F17	FBA_D3
FBA_D4	D20	FBA_D4
FBA_D5	D21	FBA_D5
FBA_D6	F20	FBA_D6
FBA_D7	E21	FBA_D7
FBA_D8	E15	FBA_D8
FBA_D9	D19	FBA_D9
FBA_D10	F15	FBA_D10
FBA_D11	F16	FBA_D11
FBA_D12	C13	FBA_D12
FBA_D13	E13	FBA_D13
FBA_D14	E13	FBA_D14
FBA_D15	D13	FBA_D15
FBA_D16	B10	FBA_D16
FBA_D17	C16	FBA_D17
FBA_D18	A10	FBA_D18
FBA_D19	A19	FBA_D19
FBA_D20	B18	FBA_D20
FBA_D21	A18	FBA_D21
FBA_D22	C19	FBA_D22
FBA_D23	A19	FBA_D23
FBA_D24	B24	FBA_D24
FBA_D25	C24	FBA_D25
FBA_D26	A25	FBA_D26
FBA_D27	A24	FBA_D27
FBA_D28	B21	FBA_D28
FBA_D29	C21	FBA_D29
FBA_D30	B21	FBA_D30
FBA_D31	C22	FBA_D31
FBA_D32	B24	FBA_D32
FBA_D33	T22	FBA_D33
FBA_D34	T22	FBA_D34
FBA_D35	N25	FBA_D35
FBA_D36	N25	FBA_D36
FBA_D37	N26	FBA_D37
FBA_D38	N26	FBA_D38
FBA_D39	N24	FBA_D39
FBA_D40	V23	FBA_D40
FBA_D41	V22	FBA_D41
FBA_D42	T23	FBA_D42
FBA_D43	U22	FBA_D43
FBA_D44	Y24	FBA_D44
FBA_D45	AA24	FBA_D45
FBA_D46	Y22	FBA_D46
FBA_D47	AA23	FBA_D47
FBA_D48	AD27	FBA_D48
FBA_D49	AB25	FBA_D49
FBA_D50	AD26	FBA_D50
FBA_D51	AC25	FBA_D51
FBA_D52	AA27	FBA_D52
FBA_D53	AA26	FBA_D53
FBA_D54	W26	FBA_D54
FBA_D55	Y25	FBA_D55
FBA_D56	R26	FBA_D56
FBA_D57	W27	FBA_D57
FBA_D58	N27	FBA_D58
FBA_D59	R27	FBA_D59
FBA_D60	V26	FBA_D60
FBA_D61	V27	FBA_D61
FBA_D62	W27	FBA_D62
FBA_D63	W26	FBA_D63

78.79 FBA_DQM0	D19	FBA_DQM0
78.79 FBA_DQM1	D15	FBA_DQM1
78.79 FBA_DQM2	C17	FBA_DQM2
78.79 FBA_DQM3	C22	FBA_DQM3
78.79 FBA_DQM4	P24	FBA_DQM4
80.81 FBA_DQM5	W24	FBA_DQM5
80.81 FBA_DQM6	AA25	FBA_DQM6
80.81 FBA_DQM7	T26	FBA_DQM7

78.79 FBA_DQS0	E19	FBA_DQS_WP0
78.79 FBA_DQS1	C15	FBA_DQS_WP1
78.79 FBA_DQS2	B22	FBA_DQS_WP2
78.79 FBA_DQS3	R26	FBA_DQS_WP3
80.81 FBA_DQS4	W23	FBA_DQS_WP4
80.81 FBA_DQS5	AB29	FBA_DQS_WP5
80.81 FBA_DQS6	T26	FBA_DQS_WP6
80.81 FBA_DQS7		FBA_DQS_WP7

78.79 FBA_DQS0#	F19	FBA_DQS_RN0
78.79 FBA_DQS1#	C14	FBA_DQS_RN1
78.79 FBA_DQS2#	A22	FBA_DQS_RN2
78.79 FBA_DQS3#	P25	FBA_DQS_RN3
80.81 FBA_DQS4#	W22	FBA_DQS_RN4
80.81 FBA_DQS5#	AB27	FBA_DQS_RN5
80.81 FBA_DQS6#	T27	FBA_DQS_RN6
80.81 FBA_DQS7#		FBA_DQS_RN7

GP119GP119	NC	FBA_CMD3 2
FBA_D8U00		FBA_CMD3 4
FBA_D8U01		FBA_CMD3 5


FBA_CLK0#	D24	FBA_CLK0 78.79
FBA_CLK0#	D25	FBA_CLK0# 78.79
FBA_CLK1#	M22	FBA_CLK1# 80.81
FBA_CLK1#	M22	FBA_CLK1# 80.81

FBA_WCK01#	D18	FBA_WCK01#
FBA_WCK01#	C18	FBA_WCK01#
FBA_WCK02#	D17	FBA_WCK02#
FBA_WCK02#	D16	FBA_WCK02#
FBA_WCK03#	T24	FBA_WCK03#
FBA_WCK04#	U24	FBA_WCK04#
FBA_WCK05#	V24	FBA_WCK05#
FBA_WCK06#	V24	FBA_WCK06#
FBA_WCK07#	V24	FBA_WCK07#


GP119	NC	FB_PLL_AVDD
GP117		FB_PLL_AVDD
GP117		FB_DLL_AVDD

## GPU BOMCTRL



### Memory ODTx, CKEx and RST Termination



### FBCLK Termination placed near each VRAM at board edge side




F22 N155 F22	R7518	100nF (X7R)
J22 N155 J22 R7519		30ohm@100MHz ESR=0.01 OPS








***Data Bits 31:0 RANK 0***





72.41646.00U

## VRAM BOM CTRL




72.41646.00U

VRAM BOM CTRL






***Data Bits 31:0 RANK 1***




72.41646.00U

VRAM BOM CTRL









72.41646.00U

VRAM BOM CTRL




### *Data Bits 63:32 RANK 0*






**Data Bits 63:32 RANK 1**





PWM-VID Spec and Component Values				
PWM-VID Specification				
	Config A	Config B	Config C	Config D
Vmin	0.6	0.6	0.65	0.9
Vmax	1.2	1.2	1.15	1.15
Vboot	0.875	0.9	0.9	1.028
Voltage Step Vstep	6.25	6.25	25	12.5
Number of Voltage Levels N	96	96	20	20
PWM Frequency F <sub>min</sub>	1.125	1.125	0.676	0.676
PWM Minimum Pulse Width T <sub>on</sub>	9.26	9.26	74	74
VID Transient Time T	<100	<100	<100	<100
Component Value				
R1 (1%)	KΩ 39	20	39	27
R2 (1%)	KΩ 39	20	30	7.5
R3 (1%)	KΩ 1.5	2	3	0
R4 (1%)	KΩ 30	18	24	6.2
R5 (1%)	KΩ 1.5	0	3	1.74
C	nF 1.5	2.7	1.8	5.6

Nvidia GPU Vreg Strap Table & P/N		
GPU	N15V-GM	N15S-GT
Vreg Mode	Config D	Config B
R1 (PR8222)	64.27025.6DL	64.20025.L0L
R2 (PR8206)	64.75015.6DL	64.20025.L0L
R3 (PR8208)	63.R0034.1DL	64.20015.6DL
R4 (PR8209)	64.62015.6DL	64.18025.6DL
R5 (PR8204)	64.17415.6DL	63.R0034.1DL
C (PC8223)	78.56222.2FL	78.27224.2FL



緯創資通

Wistron Corporation

21F, No. 1, Hsin-Tai Wu Rd., Hsinchu, Taiwan 300, R.O.C.

RT8812A VGA CORE

Document Number

Rev

1

Size

Custom

LF14M

Rev

1

Typ

Wednesday, February 26, 2014

Sheet

62

of

62








2014/2/6

USB\_PP0/PN0改改改USB2.0 Port 1  
NET維維維維

Check Date:2013/9/18


## FingerPrint BD M40/M50




2ND = 20.K0397.006

M40,M50 have Finger Print, USB2.0 Port isn't enough,  
USB2.0 PN1/PP1 combine CR2.0 with FP

For EMI Test



Near FPCN1



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size  
A4

Document Number


LF14M

Date: Wednesday, February 26, 2014

Sheet 89 of 102

Eleetro-X

Eleetro-X



M40

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Benz Only


Size  
A4

Document Number


LF14M

Date: Wednesday, February 26, 2014


Sheet 85 of 1




### CPU Std-Off




### VGA Std-Off




### WLAN Std-Off



### Structure boss



### EMI



M40

緯創資通 Wistron Corporation  
21F, 88, Sec.1, HsinTaiWu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size: A3 Document Number: **LF14M**







Date: Wednesday, February 26, 2014

Sheet: 86 of 100

Electro-X

Electro-X





M40

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (Power CAP1)**

Size A4 Document Number **LF14M**

Date: Wednesday, February 26, 2014 Sheet 10 of 10

Rev 1


**Eletro-X**



Function	Acronym	BOM Models (V-Stuff)			
Woofer AMP	WO			V	V
USB Charger	UC	V with UC_BT	V with UC_BT		
Non USB Charger	WUC			V	V
TPM	TPM	V	V		
FPC	FPC	V	V		
ODD	ODD		V with TR000		V with Non FR000
Thermal VD	TV				
DOCKING	DK		V		
Fingerprint	FP	V	V		
Backlight Keyboard	BK	V with BK44	V with BK15		
Charging Sensor	AG	V	V	V	V
For Debug CH	DB	V (in SA)	V (in SA)	V (in SA)	V (in SA)
Highspeed I/O	HSIO		V	V	V
Non Highspeed I/O	Non HSIO		V	V	V
Platform type					
Haswell	BOM Ctrl_Model	64.18735.6DL	64.17435.6DL	64.18825.6DL	64.10025.6DL
	R2441	64.47025.6DL	64.44925.6DL	64.10025.6DL	64.20025.6DL
Broadwell					
PCB Ver. (in SA)		64.10025.6DL	64.10025.6DL	64.10025.6DL	64.10025.6DL
CPU		See Config	See Config	See Config	See Config
LAN		See Config	See Config	See Config	See Config
LAN BOM CTRL		See Config	See Config	See Config	See Config
LAN SURGE		See Config	See Config	See Config	See Config
GIGA LAN		See Config	See Config	See Config	See Config
GIGA LAN SURGE		See Config	See Config	See Config	See Config
Touch Panel		See Config	See Config	See Config	See Config
Do Not Stuff		DT/ET			

GPU BOM CTRL			NVIDIA GC6 Power Management		
GPU	N15V-QM	N158-QT	GPU	N15V-QM	N158-QT
Lenovo P/N	11202477	11202478	GC6 Support	Not Support GC6 2.0 only	
OS	V	V	GC6		V
(UMA-DE)					
PR8222	64.27025.6DL	64.20025.6DL	GC6 2.0		V
PR8206	64.75015.6DL	64.20025.6DL	Non GC6	V	
PR8208	63.R0034.1DL	64.20015.6DL	Non GC6 2.0	V	
PR8209	64.62015.6DL	64.18025.6DL			
PR8204	64.17415.6DL	63.R0034.1DL			
PR8223	78.56222.2FL	78.27224.2FL			

VRAM BOM CTRL (Default Setting: 900MHZ)								
Lenovo P/N	1101007	1101018	1100788	1100897	1101028	1101019	1100661	1100677
IC Vendor	Micron	Micron	Hynix	Hynix	Samsung	Samsung	Micron	Micron
IC Vendor P/N	MT41J128M139-1070-B N15V-QM only	MT41J256M139-1070-B N158-QT only	HY57C281399-11C N15V-QM/N158-QT	HY57C281399-11C N15V-QM/N158-QT	K4X4G1640Q-B01A N15V-QM/N158-QT	K4X4G1640Q-B01A N15V-QM/N158-QT	MT41J128M139-1070-B N158-QT only	MT41J256M139-1070-B N15V-QM only
VRAM1, VRAM2, VRAM3, VRAM4	Stuffed with Discrete 1GB	Stuffed with Discrete 2GB/4GB	Stuffed with Discrete 1GB	Stuffed with Discrete 2GB/4GB	Stuffed with Discrete 2GB/4GB	Stuffed with Discrete 2GB/4GB	Stuffed with Discrete 1GB	Stuffed with Discrete 1GB
VRAM1, VRAM2, VRAM3, VRAM4								
R7642 (Strap0-L)	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL
R7631 (Strap0-R)	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL
R7643 (Strap1-L)	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL
R7632 (Strap1-R)	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL
R7644 (Strap2-L)	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL
R7633 (Strap2-R)	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL
R7645 (Strap3-L)	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL
R7635 (Strap3-R)	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL
R7646 (Strap4-L)	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL
R7634 (Strap4-R)	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49925.6DL
R7639 (ROM_B1-L)	N15V-QM: 64.10025.6DL	N158-QT: 64.24925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.20025.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.20025.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.20025.6DL
R7636 (ROM_B1-R)	N15V-QM: 64.10025.6DL	N158-QT: 64.24925.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.20025.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.20025.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.20025.6DL
R7640 (ROM_B0-L)	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL
R7637 (ROM_B0-R)	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL
R7641 (ROM_BCLK-L)	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL
R7638 (ROM_BCLK-R)	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL	N15V-QM: 64.10025.6DL	N158-QT: 64.49915.6DL



Undefined Sys <-> GPU IO

KBC <-> GPU


- GPIO\_FB\_CLAMP\_EC → KBC output
- ← -FB\_CLAMP\_TGL\_REQ KBC input
- VIDEO\_THERM\_ALERT# → KBC GPIO (Reserved)
- ← -VIDEO\_POWER\_LIMIT KBC output (Reserved)

PCH <-> GPU

- GC6\_FB\_EN → PCH input
- ← -GPU\_EVENT PCH output
- ← DGPU\_HOLD\_RST# PCH output
- ← PLT\_RST# PCH output

Thermal IC <-> GPU

- VIDEO\_THERM\_OVERT# → Thermal IC input (Reserved)
- VIDEO\_THERM\_ALERT# → Thermal IC GPIO (Reserved)
- ← -VIDEO\_POWER\_LIMIT Thermal IC output (Reserved)





Pin	XDP Signal Name	Target Signal	I/O	Device	Pin	XDP Signal Name	Target Signal	I/O	Device
1	OBSFN_A0	Open	I/O		2	OBSFN_A1	Open	I/O	
3	GND	GND	NA		4	OBSDATA_A[0]	Open	I/O	
5	OBSDATA_A[1]	Open	I/O		6	GND	GND	NA	
7	OBSDATA_A[2]	Open	I/O		8	OBSDATA_A[3]	Open	I/O	
9	GND	GND	NA		10	HOOK0 <sup>1</sup>	RSMRST#	I	System
11	HOOK1	BP_PWRGD_RST# <sup>1</sup>	O	System	12	HOOK2	Open	NA	
13	HOOK3	Open	NA		14	HOOK4 <sup>1</sup>	1.05V core	NA	
15	HOOK5	Open	NA		16	VCCOBS_AB	3.3V SUS	I	System
17	HOOK6	RSMRST# <sup>1</sup>	O	System	18	HOOK7	DBR# <sup>1</sup>	O	System
19	GND	GND	NA		20	TDO	JTAG_TDO	I	PCH
21	TRST# <sup>1</sup>	Open	NA		22	TDI	JTAG_TDI	O	PCH
23	TMS	JTAG_TMS	O	PCH	24	TCK1	Open	NA	
25	GND	GND	NA		26	TCK0	JTAG_TCK	O	PCH

M40

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**PCH\_XDP**

Size  
A4

Document Number

**LF14M**

Date: Wednesday, February 26, 2014

Sheet 96 of 103

